



CATEGORY	OP-CODE MNEMONIC	OCTAL	FUNCTION	TYPE	
Load and Store	CRA	140040	$O \rightarrow (A)$	G	
	LDA	02	$[EA] \rightarrow (A)$	MR	
	DLD*	02	$[EA] \rightarrow (A)$ $[EA+1] \rightarrow (B)$	MR	
	STA	04	$(A) \rightarrow [EA]$	MR	
	DST*	04	$(A) \rightarrow [EA]$ $(B) \rightarrow [EA+1]$	MR	
	LDX**	35 46	$[EA] \rightarrow (X)$ $[EA] \rightarrow [0000]$	MR	
	STX**	15	$(X) \rightarrow [EA]$	MR	
	IAB	000201	$(A) \rightleftharpoons (B)$	G	
	SCA*	000041	$(SC) \rightarrow (A_{12-16})$ $O \rightarrow (A_{1-11})$	G	
	IMA	13	$(A) \rightleftharpoons [EA]$	MR	
Half Word	CAL	141050	$O \rightarrow (A_{1-8})$ $(A_{9-16})$ are unchanged	G	
	CAR	141044	$O \rightarrow (A_{9-16})$ $(A_{1-8})$ are unchanged	G	
	ICA	141340	$(A_{1-8}) \rightleftharpoons (A_{9-16})$ $(A_1)$ is interchanged with $(A_9)$ $(A_2)$ is interchanged with $(A_{10})$ , etc.	G	
	ICL	141140	$(A_{1-8}) \rightarrow (A_{9-16})$ $O \rightarrow (A_{1-8})$	G	
	ICR	141240	$(A_{9-16}) \rightarrow (A_{1-8})$ $O \rightarrow (A_{9-16})$	G	
	Arithmetic	ADD	06	$(A) + [EA] \rightarrow (A)$ Overflow Status $\rightarrow (C)$	MR
DAD**		06	$(A, B) + [EA, EA+1] \rightarrow (A_{1-16}), (B_{2-16})$ $O \rightarrow (B_1)$ Overflow Status $\rightarrow (C)$	MR	
SUB		07	$(A) - [EA] \rightarrow (A)$ Overflow Status $\rightarrow (C)$	MR	
DSB**		07	$(A, B) - [EA, EA+1] \rightarrow (A_{1-16}), (B_{2-16})$ $O \rightarrow (B_1)$ Overflow Status $\rightarrow (C)$	MR	
MPY*		16	$(A) \times [EA] \rightarrow (A, B), (C)$ is unchanged	MR	
DIV*		17	$(A, B) \div [EA] \rightarrow (A)$ Remainder $\rightarrow (B)$ Improper Divide Status $\rightarrow (C)$	MR	
ACA		141216	$(A) + (C) \rightarrow (A)$ Overflow Status $\rightarrow (C)$	G	
AOA		141206	$(A) + 1 \rightarrow (A)$ Overflow Status $\rightarrow (C)$	G	
TCA		140407	Two's complement $(A) \rightarrow (A)$ $(C)$ is unchanged	G	
Logical		ANA	03	$(A) \wedge [EA] \rightarrow (A)$	MR
	ERA	05	$(A) \vee [EA] \rightarrow (A)$	MR	
	CMA	140401	$(\bar{A}) \rightarrow (A)$	G	
	CSA	140320	$(A_1) \rightarrow (C), O \rightarrow (A_1)$	G	
	SSM	140500	Bits 2 through 16 of A are not changed. $1 \rightarrow (A_1)$	G	
	SSP	140100	Bits 2 through 16 of A are not changed. $0 \rightarrow (A_1)$	G	
	CHS	140024	$(\bar{A}_1) \rightarrow (A_1)$ Bits 2 through 16 of A are not changed.	G	
	Shift	ALS	0415	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, O$ Overflow Status $\rightarrow (C)$	SH
		ARS	0405	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, C$	SH
		ALR	0416	$C \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}$	SH
ARR		0406	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, C$	SH	
LGL		0414	$C \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}, O$	SH	
LGR		0404	$O \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}, C$	SH	

CATEGORY	OP-CODE MNEMONIC	OCTAL	FUNCTION	TYPE	
Shift (cont)	LLS	0411	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, O$ Overflow Status $\rightarrow (C)$	SH	
	LRS	0401	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, C$	SH	
	LLR	0412	$C \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}$	SH	
	LRR	0402	$A_1 \rightarrow A_2, A_2 \rightarrow A_3, \dots, A_{15} \rightarrow A_{16}, C$	SH	
	LLL	0410	$C \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}, O$	SH	
	LRL	0400	$O \rightarrow A_1, A_1 \rightarrow A_2, \dots, A_{15} \rightarrow A_{16}, C$	SH	
	NRM*	000101	$A_1 \rightarrow A_{2-16}, B_1 \rightarrow B_{2-16}, O$ Until $(A_1) \neq (A_2)$ number of shifts $\rightarrow (SC)$	G	
	Control	CAS	11	If $(A) > [EA]$ , execute next instruction If $(A) = [EA]$ , skip next instruction If $(A) < [EA]$ , skip next two instructions	MR
		JMP	01	$EA \rightarrow (P)$ Next instruction to be executed is at location EA	MR
		JST	10	$(P_{3-16}) \rightarrow [EA_{3-16}]; [EA_{1,2}]$ not changed $EA + 1 \rightarrow (P)$ Next instruction to be executed is at EA+1	MR
IRS		12	$[EA + 1 \rightarrow [EA]]$ ; if original $[EA] + 1 = 0$ , skip next instruction	MR	
SKP		100000	Skip next instruction	G	
SPL		100400	Skip next instruction if $(A_1) = 0$	G	
SML		101400	Skip next instruction if $(A_1) = 1$	G	
SZE		100040	Skip next instruction if $(A) = 0$	G	
SNZ		101040	Skip next instruction if $(A) \neq 0$	G	
SLZ		100100	Skip next instruction if $(A_{16}) = 0$	G	
SLN		101100	Skip next instruction if $(A_{16}) = 1$	G	
SRC		100001	Skip next instruction if $(C) = 0$	G	
SSC		101001	Skip next instruction if $(C) = 1$	G	
SR1		100020	Skip next instruction if SS1 is off.	G	
SR2		100010	Skip next instruction if SS2 is off.	G	
SR3		100004	Skip next instruction if SS3 is off.	G	
SR4		100002	Skip next instruction if SS4 is off.	G	
SSR		100036	Skip next instruction if all sense switches are off.	G	
SS1		101020	Skip next instruction if SS1 is on.	G	
SS2		101010	Skip next instruction if SS2 is on.	G	
SS3	101004	Skip next instruction if SS3 is on.	G		
SS4	101002	Skip next instruction if SS4 is on.	G		
SSS	101036	Skip next instruction if any sense switch is on.	G		
SPN*	100200	Skip on no memory parity error	G		
SPS*	101200	Skip on memory parity error	G		
HLT	000000	Stop computer operation.	G		
NOP	101000	No operation.	G		
RCB	140200	$0 \rightarrow (C)$	G		
SCB	140600	$1 \rightarrow (C)$	G		
ENB	000401	Enable interrupt. (PI indicator lights)	G		
INH	001001	Inhibit interrupt. (PI indicator extinguished)	G		
INK	000043	$(C) \rightarrow (A_1)$ (DP Mode) $\rightarrow (A_2)$ (PMI) $\rightarrow (A_3)$ $O \rightarrow (A_{2-11})$ $(SC) \rightarrow (A_{12-16})$	G		
OTK	171020	$(A_1) \rightarrow (C)$ $(A_2) \rightarrow (DP Mode)$ $(A_3) \rightarrow (PMI)$ $(A_{12-16}) \rightarrow (SC)$	G		
SGL*	000005	Enter Single Precision Mode	G		
DBL*	000007	Enter Double Precision Mode	G		
EXA*	000013	Enable Extended Addressing	G		
DXA*	000011	Disable Extended Addressing	G		
ERM*	001401	Enter Restricted Mode	G		
RMP*	000021	Reset Memory Parity Error	G		

CATEGORY	OP-CODE MNEMONIC	OCTAL	FUNCTION	TYPE
Input/Output	OCPC	14	$(FD_{7-16}) \rightarrow (ADB_{7-16})$ Direct Control Pulse (F) to I/O Device (D)	IO
	INA	54	If not ready, no input, execute next instruction. If ready, and $(F_7) = 1$ , $(INB) \rightarrow (A)$ and skip next instruction. If ready, and $(F_7) = 0$ , $(INB) \vee (A) \rightarrow (A)$ and skip next instruction.	IO
	OTA***	74	If not ready, no output, execute next instruction. If ready, $(A) \rightarrow (OTB)$ , skip next instruction.	IO
	SMK***	74	$(A) \rightarrow (OTB)$	IO
	SKS	34	Skip or execute next instruction depending on sense condition.	IO

**WORD FORMATS**

First Octal Digit  
Second Octal Digit

TYPE MR (MEMORY REFERENCE)

Address: 1 2 3 6 7 8 16  
Sector Bit: 6 7 8  
Op Code: 1 2 3 6 7 8

TYPE IO (I/O AND TEST)

Op Code: 1 2 3 6 7 8  
Device Function Code (F): 9 10 11  
Device Address Code (D): 12 13 14 15 16

TYPE SH (SHIFT)

Op Code: 1 2 3 6 7 8  
Two's Complement of Number of Places: 9 10 11 12 13 14 15 16

TYPE G (GENERIC)

Op Code: 1 2 3 6 7 8

INDIRECT ADDRESS

Indirect bit: 1 2 3  
Index bit: 1 2 3  
Address: 1 2 3 6 7 8 16

FIXED-POINT SINGLE PRECISION DATA

Sign: 1 2  
Single Precision Number: 3 6 7 8 16

FIXED-POINT DOUBLE PRECISION DATA

Sign: 1 2  
First Word: 3 6 7 8 16  
Most Significant Half of Number: 3 6 7 8 9 10 11 12 13 14 15 16  
Second Word: 17 20 21 22 23 24 25 26 27 28 29 30 31 32  
Least Significant Half of Number: 17 20 21 22 23 24 25 26 27 28 29 30 31 32  
Zero: 17 20 21 22 23 24 25 26 27 28 29 30 31 32

FLOATING-POINT SINGLE PRECISION DATA

Sign: 1 2  
Characteristic: 3 6 7 8 9 10  
Most Significant Part of Mantissa: 11 12 13 14 15 16

FLOATING-POINT DOUBLE PRECISION DATA

Sign: 1 2  
Characteristic: 3 6 7 8 9 10  
Most Significant Part of Mantissa: 11 12 13 14 15 16  
Next Most Significant Part of Mantissa: 17 20 21 22 23 24 25 26 27 28 29 30 31 32  
Least Significant Part of Mantissa: 33 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

\*\*\*Instructions OTA and SMK have the same operation code (74). SMK has device address D = 20 or 24; OTA has D = 20 nor 24.