

APPLE II HARDWARE

1. Getting Started with Your APPLE II Board
2. APPLE II Switching Power Supply
3. Interfacing with the Home TV
4. Simple Serial Output
5. Interfacing the APPLE —
Signals, Loading, Pin Connections
6. Memory —
Options, Expansion, Map, Address
7. System Timing
8. Schematics

GETTING STARTED WITH YOUR APPLE II BOARD

INTRODUCTION

ITEMS YOU WILL NEED:

Your APPLE II board comes completely assembled and thoroughly tested. You should have received the following:

- a. 1 ea. APPLE II P.C. Board complete with specified RAM memory.
- b. 1 ea. d.c. power connector with cable.
- c. 1 ea. 2" speaker with cable.
- d. 1 ea. Preliminary Manual
- e. 1 ea. Demonstration cassette tapes. (For 4K: 1 cassette (2 programs); 16K or greater: 3 cassettes.)
- f. 2 ea. 16 pin headers plugged into locations A7 and J14.

In addition you will need:

- g. A color TV set (or B & W) equipped with a direct video input connector for best performance or a commercially available RF modulator such as a "Pixi-verter"[™]. Higher channel (7-13) modulators generally provide better system performance than lower channel modulators (2-6).
- h. The following power supplies (NOTE: current ratings do not include any capacity for peripheral boards.):
 1. +12 Volts with the following current capacity:
 - a. For 4K or 16K systems - 350mA.
 - b. For 8K, 20K or 32K - 550mA.
 - c. For 12K, 24K, 36K or 48K - 850mA.
 2. +5 Volts at 1.6 amps
 3. -5 Volts at 10mA.
 4. OPTIONAL: If -12 Volts is required by your keyboard. (If using an APPLE II supplied keyboard, you will need -12V at 50mA.)

- f. An audio cassette recorder such as a Panasonic model RQ-309 DS which is used to load and save programs.
- j. An ASCII encoded keyboard equipped with a "reset" switch.
- k. Cable for the following:
 1. Keyboard to APPLE II P.C.B.
 2. Video out 75 ohm cable to TV or modulator
 3. Cassette to APPLE II P.C.B. (1 or 2)

Optionally you may desire:

- l. Game paddles or pots with cables to APPLE II Game I/O connector. (Several demo programs use PDL(0) and "Pong" also uses PDL(1).
- m. Case to hold all the above

Final Assembly Steps

1. Using detailed information on pin functions in hardware section of manual, connect power supplies to d.c. cable assembly. Use both ground wires to minimize resistance. With cable assembly disconnected from APPLE II mother board, turn on power supplies and verify voltages on connector pins. Improper supply connections such as reverse polarity can severely damage your APPLE II.
2. Connect keyboard to APPLE II by unplugging leader in location A7 and wiring keyboard cable to it, then plug back into APPLE II P.C.B.
3. Plug in speaker cable.
4. Optionally connect one or two game paddles using leader supplied in socket located at J14.
5. Connect video cable.
6. Connect cable from cassette monitor output to APPLE II cassette input.
7. Check to see that APPLE II board is not contacting any conducting surface.
8. With power supplies turned off, plug in power connector to mother board then recheck all cableing.

POWER UP

1. Turn power on. If power supplies overload, immediately turn off and recheck power cable wiring. Verify operating supply voltages are within +3% of nominal value.
2. You should now have random video display. If not check video level pot on mother board, full clockwise is maximum video output. Also check video cables for opens and shorts. Check modulator if you are using one.
3. Press reset button. Speaker should beep and a "*" prompt character with a blinking cursor should appear in lower left on screen.
4. Press "esc" button, release and type a "@" (shift-P) to clear screen.. You may now try "Monitor" commands if you wish. See details in "Monitor" software section.

RUNNING BASIC

1. Turn power on; press reset button; type "control B" and press return button. A ">" prompt character should appear on screen indicating that you are now in BASIC.
2. Load one of the supplied demonstration cassettes into recorder. Set recorder level to approximately 5 and start recorder. Type "LOAD" and return. First beep indicates that APPLE II has found beginning of program; second indicates end of program followed by ">" character on screen. If error occurs on loading, try a different demo tape or try changing cassette volume level.
3. Type RUN and carriage return to execute demonstration program. Listings of these are included in the last section of this manual.

THE APPLE II SWITCHING POWER SUPPLY

Switching power supplies generally have both advantages and peculiarities not generally found in conventional power supplies. The Apple II user is urged to review this section.

Your Apple II is equipped with an AC line voltage filter and a three wire AC line cord. It is important to make sure that the third wire is returned to earth ground. Use a continuity checker or ohmmeter to ensure that the third wire is actually returned to earth. Continuity should be checked for between the power supply case and an available water pipe for example. The line filter, which is of a type approved by domestic (U.L. CSA) and international (VDE) agencies must be returned to earth to function properly and to avoid potential shock hazards.

The APPLE II power supply is of the "flyback" switching type. In this system, the AC line is rectified directly, "chopped up" by a high frequency oscillator and coupled through a small transformer to the diodes, filters, etc., and results in four low voltage DC supplies to run APPLE II. The transformer isolates the DC supplies from the line and is provided with several shields to prevent "hash" from being coupled into the logic or peripherals. In the "flyback" system, the energy transferred through from the AC line side to DC supply side is stored in the transformer's inductance on one-half of the operating cycle, then transferred to the output filter capacitors on the second half of the operating cycle. Similar systems are used in TV sets to provide horizontal deflection and the high voltages to run the CRT.

Regulation of the DC voltages is accomplished by controlling the frequency at which the converter operates; the greater the output power needed, the lower the frequency of the converter. If the converter is overloaded, the operating frequency will drop into the audible range with squeals and squawks warning the user that something is wrong.

All DC outputs are regulated at the same time and one of the four outputs (the +5 volt supply) is compared to a reference voltage with the difference error fed to a feedback loop to assist the oscillator in running at the needed frequency. Since all DC outputs are regulated together, their voltages will reflect to some extent unequal loadings.

For example; if the +5 supply is loaded very heavily, then all other supply voltages will increase in voltage slightly; conversely, very light loading on the +5 supply and heavy loading on the +12 supply will cause both it and the others to sag lightly. If precision reference voltages are needed for peripheral applications, they should be provided for in the peripheral design.

In general, the APPLE II design is conservative with respect to component ratings and operating temperatures. An over-voltage crowbar shutdown system and an auxiliary control feedback loop are provided to ensure that even very unlikely failure modes will not cause damage to the APPLE II computer system. The over-voltage protection references to the DC output voltages only. The AC line voltage input must be within the specified limits, i.e., 107V to 132V.

Under no circumstances, should more than 140 VAC be applied to the input of the power supply. Permanent damage will result.

Since the output voltages are controlled by changing the operating frequency of the converter, and since that frequency has an upper limit determined by the switching speed of power transistors, there then must be a minimum load on the supply; the Apple II board with minimum memory (4K) is well above that minimum load. However, with the board disconnected, there is no load on the supply, and the internal over-voltage protection circuitry causes the supply to turn off. A 9 watt load distributed roughly 50-50 between the +5 and +12 supply is the nominal minimum load.

Nominal load current ratios are: The +12V supply load is $\frac{1}{2}$ that of the +5V.
The - 5V supply load is $\frac{1}{10}$ that of the +5V.
The -12V supply load is $\frac{1}{10}$ that of the +5V.

The supply voltages are $+5.0 \pm 0.15$ volts, $+11.8 \pm 0.5$ volts, $-12.0 \pm 1V$, -5.2 ± 0.5 volts. The tolerances are greatly reduced when the loads are close to nominal.

The Apple II power supply will power the Apple II board and all present and forthcoming plug-in cards, we recommend the use of low power TTL, CMOS, etc. so that the total power drawn is within the thermal limits of the entire system. In particular, the user should keep the total power drawn by any one card to less than 1.5 watts, and the total current drawn by all the cards together within the following limits:

+ 12V - use no more than 250 mA
+ 5V - use no more than 500 mA
- 5V - use no more than 200 mA
- 12V - use no more than 200 mA

The power supply is allowed to run indefinitely under short circuit or open circuit conditions.

CAUTION: There are dangerous high voltages inside the power supply case. Much of the internal circuitry is NOT isolated from the power line, and special equipment is needed for service. NO REPAIR BY THE USER IS ALLOWED.

NOTES ON INTERFACING WITH THE HOME TV

Accessories are available to aid the user in connecting the Apple II system to a home color TV with a minimum of trouble. These units are called "RF Modulators" and they generate a radio frequency signal corresponding to the carrier of one or two of the lower VHF television bands; 61.25 MHz (channel 3) or 67.25 MHz (channel 4). This RF signal is then modulated with the composite video signal generated by the Apple II.

Users report success with the following RF modulators:

the "PixieVerter" (a kit)
ATV Research
13th and Broadway
Dakota City, Nebraska 68731

the "TV-1" (a kit)
UHF Associates
6037 Haviland Ave.
Whittier, CA 90601

the "Sup-r-Mod" by (assembled & tested)
M&R Enterprises
P.O. Box 1011
Sunnyvale, CA 94088

the RF Modulator (a P.C. board)
Electronics Systems
P.O. Box 212
Burlingame, CA 94010

Most of the above are available through local computer stores.

The Apple II owner who wishes to use one of these RF Modulators should read the following notes carefully.

All these modulators have a free running transistor oscillator. The M&R Enterprises unit is pre-tuned to Channel 4. The PixieVerter and the TV-1 have tuning by means of a jumper on the P.C. board and a small trimmer capacitor. All these units have a residual FM which may cause trouble if the TV set in use has a IF pass band with excessive ripple. The unit from M&R has the least residual FM.

All the units except the M&R unit are kits to be built and tuned by the customer. All the kits are incomplete to some extent. The unit from Electronics Systems is just a printed circuit board with assembly instructions. The kits from UHF Associates and ATV do not have an RF cable or a shielded box or a balun transformer, or an antenna switch. The M&R unit is complete.

Some cautions are in order. The Apple II, by virtue of its color graphics capability, operates the TV set in a linear mode rather than the 100% contrast mode satisfactory for displaying text. For this reason, radio frequency interference (RFI) generated by a computer (or peripherals) will beat with the

carrier of the RF modulator to produce faint spurious background patterns (called "worms") This RFI "trash" must be of quite a low level if worms are to be prevented. In fact, these spurious beats must be 40 to 50db below the signal level to reduce worms to an acceptable level. When it is remembered that only 2 to 6 mV (across 300Ω) is presented to the VHF input of the TV set, then stray RFI getting into the TV must be less than 50μV to obtain a clean picture. Therefore we recommend that a good, co-ax cable be used to carry the signal from any modulator to the TV set, such as RG/59u (with copper shield), Belden #8241 or an equivalent miniature type such as Belden #8218. We also recommend that the RF modulator be enclosed in a tight metal box (an unpainted die cast aluminum box such as Pomona #2428). Even with these precautions, some trouble may be encountered with worms, and can be greatly helped by threading the coax cable connecting the modulator to the TV set repeatedly through a Ferrite toroid core. Apple Computer supplies these cores in a kit, along with a 4-circuit connector/cable assembly to match the auxilliary video connector found on the Apple II board. This kit has order number A2M010X. The M&R "Sup-r-Mod" is supplied with a coax cable and toroids.

Any computer containing fast switching logic and high frequency clocks will radiate some radio frequency energy. Apple II is equipped with a good line filter and many other precautions have been taken to minimize radiated energy. The user is urged not to connect "antennas" to this computer; wires strung about carrying clocks and/data will act as antennas, and subsequent radiated energy may prove to be a nuisance.

Another caution concerns possible long term effects on the TV picture tube. Most home TV sets have "Brightness" and "Contrast" controls with a very wide range of adjustment. When an un-changing picture is displayed with high brightness for a long period, a faint discoloration of the TV CRT may occur as an inverse pattern observable with the TV set turned off. This condition may be avoided by keeping the "Brightness" turned down slightly and "Contrast" moderate.

A SIMPLE SERIAL OUTPUT

The Apple II is equipped with a 16 pin DIP socket most frequently used to connect potentiometers, switches, etc. to the computer for paddle control and other game applications. This socket, located at J-14, has outputs available as well. With an appropriate machine language program, these output lines may be used to serialize data in a format suitable for a teletype. A suitable interface circuit must be built since the outputs are merely LSTTL and won't run a teletype without help. Several interface circuits are discussed below and the user may pick the one best suited to his needs.

The ASR - 33 Teletype

The ASR - 33 Teletype of recent vintage has a transistor circuit to drive its solenoids. This circuit is quite easy to interface to, since it is provided with its own power supply. (Figure 1a) It can be set up for a 20mA current loop and interfaced as follows (whether or not the teletype is strapped for full duplex or half duplex operation):

- a) The yellow wire and purple wire should both go to terminal 9 of Terminal Strip X. If the purple wire is going to terminal 8, then remove it and relocate it at terminal 9. This is necessary to change from the 60mA current loop to the 20mA current loop.
- b) Above Terminal Strip X is a connector socket identified as "2". Pin 8 is the input line + or high; Pin 7 is the input line - or low. This connector mates with a Molex receptacle model 1375 #03-09-2151 or #03-09-2153. Recommended terminals are Molex #02-09-2136. An alternate connection method is via spade lugs to Terminal Strip X, terminal 7 (the + input line) and 6 (the - input line).
- c) The following circuit can be built on a 16 pin DIP component carrier and then plugged into the Apple's 16 pin socket found at J-14: (The junction of the 3.3k resistor and the transistor base lead is floating). Pins 16 and 9 are used as tie points as they are unconnected on the Apple board. (Figure 1a).

The "RS - 232 Interface"

For this interface to be legitimate, it is necessary to twice invert the signal appearing at J-14 pin 15 and have it swing more than 5 volts both above and below ground. The following circuit does that but requires that both +12 and -12 supplies be used. (Figure 2) Snipping off pins on the DIP-component carrier will allow the spare terminals to be used for tie points. The output ground connects to pin 7 of the DB-25 connector. The signal output connects to pin 3 of the DB-25 connector. The "protective" ground wire normally found on pin 1 of the DB-25 connector may be connected to the Apple's base plate if desired. Placing a #4 lug under one of the four power supply mounting screws is perhaps the simplest method. The +12 volt supply is easily found on the auxiliary Video connector (see Figure S-11 or Figure 7 of the manual). The -12 volt supply may be found at pin 33 of the peripheral connectors (see Figure 4) or at the power supply connector (see Figure 5 of the manual).

A Serial Out Machine Center Language Program

Once the appropriate circuit has been selected and constructed a machine language program is needed to drive the circuit. Figure 3 lists such a teletype output machine language routine. It can be used in conjunction with an Integer BASIC program that doesn't require page \$300 hex of memory. This program resides in memory from \$370 to \$3E9. Columns three and four of the listing show the op-code used. To enter this program into the Apple II the following procedure is followed:

Entering Machine Language Program

1. Power up Apple II
2. Depress and release the "RESET" key. An asterick and flashing cursor should appear on the left hand side of the screen below the random text matrix.
3. Now type in the data from columns one, two and three for each line from \$370 to \$3E9. For example, type in "370: A9 82" and then depress and release the "RETURN" key. Then repeat this procedure for the data at \$372 and on until you complete entering the program.

Executing this Program

1. From BASIC a CALL 880 (\$370) will start the execution of this program. It will use the teletype or suitable 80 column printer as the primary output device.

2. PR#0 will inactivate the printer transferring control back to the Video monitor as the primary output device.
3. In Monitor mode \$370G activates the printer and hitting the "RESET" key exits the program.

Saving the Machine Language Program

After the machine language program has been entered and checked for accuracy it should, for convenience, be saved on tape - that is unless you prefer to enter it by keyboard every time you want to use it.

The way it is saved is as follows:

1. Insert a blank program cassette into the tape recorder and rewind it.
2. Hit the "RESET" key. The system should move into Monitor mode. An asterick "*" and flashing cursor should appear on the left-hand side of the screen.
3. Type in "370.03E9W 370.03E9W".
4. Start the tape recorder in record mode and depress the "RETURN" key.
5. When the program has been written to tape, the asterick and flashing cursor will reappear.

The Program

After entering, checking and saving the program perform the following procedure to get a feeling of how the program is used:


1. BC (control B) into BASIC
2. Turn the teletype (printer on)
3. Type in the following

```
10 CALL 880
15 PRINT "ABCD...XYZ01123456789"
20 PR#0
25 END
```
4. Type in RUN and hit the "RETURN" key. The text in line 15 should be printed on the teletype and control is returned to the keyboard and Video monitor.


Line 10 activates the teletype machine routine and all "PRINT" statements following it will be printed to the teletype until a PR#0 statement is encountered. Then the text in line 15 will appear on the teletype's output. Line 20 deactivates the printer and the program ends on line 25.

Conclusion

With the circuits and machine language program described in this paper the user may develop a relatively simple serial output interface to an ASR-33 or RS-232 compatible printers. This circuit can be activated through BASIC or monitor modes. And is a valuable addition to any users program library.



(a)



(b)

FIGURE 1 ASR-33




FIGURE 2 RS-232

```

1  TITLE 'TELETYPE DRIVER ROUTINES'
2  *****
3  *
4  *   TTYDRIVER:
5  *   TELETYPE OUTPUT
6  *   ROUTINE FOR 72
7  *   COLUMN PRINT WITH
8  *   BASIC LIST
9  *
10 *   COPYRIGHT 1977 BY:
11 *   APPLE COMPUTER INC.
12 *   11/18/77
13 *
14 *   R. VIGGINTON
15 *   S. VOZNIAK
16 *
17 *****
18 WNDWDTH EQU $21 ;FOR APPLE-II
19 CH EQU $24 ;CURSOR HORIZ.
20 CSWL EQU $36 ;CHAR. OUT SWITCH
21 YSAVE EQU $778
22 COLCNT EQU $7F8 ;COLUMN COUNT LOC.
23 MARK EQU $C058
24 SPACE EQU $C059
25 WAIT EQU $FCAB
26 ORG $370
***WARNING: OPERAND OVERFLOW IN LINE 27
0370: A9 82 27 TTINIT: LDA #TTOUT
0372: 85 36 28 STA CSWL ;POINT TO TTY ROUTINES
0374: A9 03 29 LDA #TTOUT/256 ;HIGH BYTE
0376: 85 37 30 STA CSWL+1
0378: A9 48 31 LDA #72 ;SET WINDOW WIDTH
037A: 85 21 32 STA WNDWDTH ;TO NUMBER COLUMNS OUT
037C: A5 24 33 LDA CH
037E: 8D F8 07 34 STA COLCNT ;WHERE WE ARE NOW.
0381: 60 35 RTS
0382: 48 36 TTOUT: PHA ;SAVE TWICE
0383: 48 37 PHA ;ON STACK.
0384: AD F8 07 38 TTOUT2: LDA COLCNT ;CHECK FOR A TAB.
0387: C5 24 39 CMP CH
0389: 68 40 PLA ;RESTORE OUTPUT CHAR.
038A: B0 03 41 BCS TESTCTRL ;IF C SET, NO TAB
038C: 48 42 PHA
038D: A9 A0 43 LDA #5A0 ;PRINT A SPACE.
038F: 2C C0 03 44 TESTCTRL: BIT RTS1 ;TRICK TO DETERMINE
0392: F0 03 45 BEQ PRNTIT ;IF CONTROL CHAR.
0394: EE F8 07 46 INC COLCNT ;IF NOT, ADD ONE TO CB
0397: 20 C1 03 47 PRNTIT: JSR DOCHAR ;PRINT THE CHAR ON TTY
039A: 68 48 PLA ;RESTORE CHAR
039B: 48 49 PHA ;AND PUT BACK ON STACK
039C: 90 E6 50 BCC TTOUT2 ;DO MORE SPACES FOR TAB
039E: 49 0D 51 EOR #30D ;CHECK FOR CAR RET.
03A0: 0A 52 ASL A ;ELIM PARITY
03A1: D0 0D 53 BNE FINISH ;IF NOT CR, DONE.

```

FIGURE 3a

```

03A3: 8D F8 07 54
03A6: A9 8A    55
03A8: 20 C1 03 56
03AB: A9 58    57
03AD: 20 AB FC 58
03B0: AD F8 07 59
03B3: F0 08    60
03B5: E5 21    61
03B7: E9 F7    62
03B9: 90 04    63
03BB: 69 1F    64
03BD: 85 24    65
03BF: 68      66
03C0: 60      67
        68
03C1: 8C 78 07 69
03C4: 08      70
03C5: A0 08    71
03C7: 18      72
03C8: 48      73
03C9: 80 05    74
03CB: AD 59 C0 75
03CE: 90 03    76
03D0: AD 58 C0 77
03D3: A9 D7    78
03D5: 48      79
03D6: A9 20    80
03D8: 4A      81
03D9: 90 FD    82
03DB: 68      83
03DC: E9 01    84
03DE: D0 F5    85
03E0: 68      86
03E1: 6A      87
03E2: 88      88
03E3: D0 E3    89
03E5: AC 78 07 90
03E8: 28      91
03E9: 60      92
    
```

FINISH:

SETCH:

RETURN:

RTS1:

* HERE IS THE TELETYPE PRINT

DOCHAR:

TTOUT3:

MARKOUT:

TTOUT4:

DLY1:

DLY2:

```

STA COLCNT
LDA #38A
JSR DOCHAR
LDA #55B
JSR VAIT
LDA COLCNT
BEQ SETCH
SBC WNDWDTH
SBC #3F7
BCC RETURN
ADC #31F
STA CH
PLA
RTS
STY YSAVE
PHP
LDY #50B
CLC
PHA
BCS MARKOUT
LDA SPACE
BCC TTOUT4
LDA MARK
LDA #5D7
PHA
LDA #520
LSR A
BCC DLY2
PLA
SBC #501
BNE DLY1
PLA
ROR A
DEY
BNE TTOUT3
LDY YSAVE
PLP
RTS
    
```

```

;CLEAR COLUMN COUNT
;NOV DO LINE FEED

;200MSEC DELAY FOR LIB
;CHECK IF IN MARGIN
;FOR CR, RESET CH
;IF SO, CARRY SET.

;ADJUST CH

;RETURN TO CALLER
;A CHARACTER ROUTINE:

;SAVE STATUS.
;11 BITS (1 START, 9 B
;BEGIN WITH SPACE (STR
;SAVE A REG AND SET FOR

;SEND A SPACE

;SEND A MARK
;DELAY 9.091 MSEC FOR
;110 BAUD

;NEXT BIT (STOP BITS N
LOOP !! BITS.

;RESTORE Y-REG.
;RESTORE STATUS
;RETURN
    
```

*****SUCCESSFUL ASSEMBLY: NO ERRORS

FIGURE 3b

CROSS-REFERENCE: TELETYPE DRIVER ROUTINES

CH	0024	0033	0039	0065
COLCNT	07F8	0034	0035	0046 0054 0059
CSVL	0036	0028	0030	
DLY1	03D5	0085		
DLY2	03D8	0082		
DOCHAR	03C1	0047	0056	
FINISH	0390	0053		
MARK	C058	0077		
MARKOUT	03D0	0074		
PRNTIT	0397	0045		
RETURN	038F	0063		
RTSI	03C0	0044		
SETCH	03BD	0060		
SPACE	C059	0075		
TESTCTRL	038F	0041		
TTINIT	0370			
TTOUT	0382	0027	0029	
TTOUT2	0384	0050		
TTOUT3	03C8	0089		
TTOUT4	03D3	0076		
WAIT	FCAB	0058		
WWDWDM	0021	0032	0061	
YSAVE	0778	0069	0090	
ILE:				

FIGURE 3c

INTERFACING THE APPLE

This section defines the connections by which external devices are attached to the APPLE II board. Included are pin diagrams, signal descriptions, loading constraints and other useful information.

TABLE OF CONTENTS

1. CONNECTOR LOCATION DIAGRAM
2. CASSETTE DATA JACKS (2 EACH)
3. GAME I/O CONNECTOR
4. KEYBOARD CONNECTOR
5. PERIPHERAL CONNECTORS (8 EACH)
6. POWER CONNECTOR
7. SPEAKER CONNECTOR
8. VIDEO OUTPUT JACK
9. AUXILIARY VIDEO OUTPUT CONNECTOR

Figure 1A APPLE II Board-Complete View





Figure 1B Connector Location Detail
 APPLE II PC BOARD
 TOP VIEW



CONNECT LOCATIONS

CASSETTE JACKS

A convenient means for interfacing an inexpensive audio cassette tape recorder to the APPLE II is provided by these two standard (3.5mm) miniature phone jacks located at the back of the APPLE II board.

CASSETTE DATA IN JACK: Designed for connection to the "EARPHONE" or "MONITOR" output found on most audio cassette tape recorders. $V_{IN}=1V_{pp}$ (nominal), $Z_{IN}=12K$ Ohms. Located at K12 as illustrated in Figure 1.

CASSETTE DATA OUT JACK: Designed for connection to the "MIC" or "MICROPHONE" input found on most audio cassette tape recorders. $V_{OUT}=25$ mV into 100 Ohms, $Z_{OUT}=100$ Ohms. Located at K13 as illustrated in Figure 1.


GAME I/O CONNECTOR

The Game I/O Connector provides a means for connecting paddle controls, lights and switches to the APPLE II for use in controlling video games, etc. It is a 16 pin IC socket located at J14 and is illustrated in Figure 1 and 2.

Figure 2

GAME I/O CONNECTOR

TOP VIEW
(Front Edge of PC Board



LOCATION J14


SIGNAL DESCRIPTIONS FOR GAME I/O

- AN0-AN3:** 8 addresses (C058-C05F) are assigned to selectively "SET" or "CLEAR" these four "ANNUNCIATOR" outputs. Envisioned to control indicator lights, each is a 74LSxx series TTL output and must be buffered if used to drive lamps.
- C040-STB:** A utility strobe output. Will go low during Φ_2 of a read or write cycle to addresses C040-C04F. This is a 74LSxx series TTL output.
- GND:** System circuit ground. 0 Volt line from power supply.
- NC:** No connection.
- PDL0-PDL3:** Paddle control inputs. Requires a 0-150K ohm variable resistance and +5V for each paddle. Internal 100 ohm resistors are provided in series with external pot to prevent excess current if pot goes completely to zero ohms.
- SW0-SW2:** Switch inputs. Testable by reading from addresses C061-C063 (or C069-C06B). These are uncommitted 74LSxx series inputs.
- +5V:** Positive 5-Volt supply. To avoid burning out the connector pin, current drain MUST be less than 100mA.

KEYBOARD CONNECTOR

This connector provides the means for connecting an ASCII keyboard to the APPLE II board. It is a 16 pin IC socket located at A7 and is illustrated in Figures 1 and 3.

Figure 3 KEYBOARD CONNECTOR



LOCATION A7

SIGNAL DESCRIPTION FOR KEYBOARD INTERFACE

- B1-B7:** 7 bit ASCII data from keyboard, positive logic (high level="1"), TTL logic levels expected.
- GND:** System circuit ground. \emptyset Volt line from power supply.
- NC:** No connection.
- RESET:** System reset input. Requires switch closure to ground.
- STROBE:** Strobe output from keyboard. The APPLE II recognizes the positive going edge of the incoming strobe.
- +5V:** Positive 5-Volt supply. To avoid burning out the connector pin, current drain MUST be less than 100mA.
- 12V:** Negative 12-Volt supply. Keyboard should draw less than 50mA.

PERIPHERAL CONNECTORS

The eight Peripheral Connectors mounted near the back edge of the APPLE II board provide a convenient means of connecting expansion hardware and peripheral devices to the APPLE II I/O Bus. These are Winchester #2HW25C0-111 (or equivalent) 50 pin card edge connectors with pins on .10" centers. Location and pin outs are illustrated in Figures 1 and 4.

SIGNAL DESCRIPTION FOR PERIPHERAL I/O

A0-A15: 16 bit system address bus. Addresses are set up by the 6502 within 300nS after the beginning of \emptyset_1 . These lines will drive up to a total of 16 standard TTL loads.

DEVICE SELECT: Sixteen addresses are set aside for each peripheral connector. A read or write to such an address will send pin 41 on the selected connector low during \emptyset_2 (500nS). Each will drive 4 standard TTL loads.

D0-D7: 8 bit system data bus. During a write cycle data is set up by the 6502 less than 300nS after the beginning of \emptyset_2 . During a read cycle the 6502 expects data to be ready no less than 100nS before the end of \emptyset_2 . These lines will drive up to a total of 8 total² low power schottky TTL loads.

- DMA:** Direct Memory Access control output. This line has a 3K Ohm pullup to +5V and should be driven with an open collector output.
- DMA IN:** Direct Memory Access daisy chain input from higher priority peripheral devices. Will present no more than 4 standard TTL loads to the driving device.
- DMA OUT:** Direct Memory Access daisy chain output to lower priority peripheral devices. This line will drive 4 standard TTL loads.
- GND:** System circuit ground. 0 Volt line from power supply.
- INH:** Inhibit Line. When a device pulls this line low, all ROM's on board are disabled (Hex addressed D000 through FFFF). This line has a 3K Ohm pullup to +5V and should be driven with an open collector output.
- INT IN:** Interrupt daisy chain input from higher priority peripheral devices. Will present no more than 4 standard TTL loads to the driving device.
- INT OUT:** Interrupt daisy chain output to lower priority peripheral devices. This line will drive 4 standard TTL loads.
- I/O SELECT:** 256 addresses are set aside for each peripheral connector (see address map in "MEMORY" section). A read or write of such an address will send pin 1 on the selected connector low during ϕ_2 (500nS). This line will drive 4 standard TTL loads.
- I/O STROBE:** Pin 20 on all peripheral connectors will go low during ϕ_2 of a read or write to any address C800-CFFF. This line will drive a total of 4 standard TTL loads.
- IRQ:** Interrupt request line to the 6502. This line has a 3K Ohm pullup to +5V and should be driven with an open collector output. It is active low.
- NC:** No connection.
- NMI:** Non Maskable Interrupt request line to the 6502. This line has a 3K Ohm pullup to +5V and should be driven with an open collector output. It is active low.
- Q₃:** A 1MHz (nonsymmetrical) general purpose timing signal. Will drive up to a total of 16 standard TTL loads.
- RDY:** "Ready" line to the 6502. This line should change only during ϕ_1 , and when low will halt the microprocessor at the next READ cycle. This line has a 3K Ohm pullup to +5V and should be driven with an open collector output.
- RES:** Reset line from "RESET" key on keyboard. Active low. Will drive 2 MOS loads per Peripheral Connector.

- R/W:** READ/WRITE line from 6502. When high indicates that a read cycle is in progress, and when low that a write cycle is in progress. This line will drive up to a total of 16 standard TTL loads.
- USER 1:** The function of this line will be described in a later document.
- ϕ_0 :** Microprocessor phase 0 clock. Will drive up to a total of 16 standard TTL loads.
- ϕ_1 :** Phase 1 clock, complement of ϕ_0 . Will drive up to a total of 16 standard TTL loads.
- 7M:** Seven MHz high frequency clock. Will drive up to a total of 16 standard TTL loads.
- +12V:** Positive 12-Volt supply.
- +5V:** Positive 5-Volt supply
- 5V:** Negative 5-Volt supply.
- 12V:** Negative 12-Volt supply.

POWER CONNECTOR

The four voltages required by the APPLE II are supplied via this AMP #9-35028-1,6 pin connector. See location and pin out in Figures 1 and 5.

PIN DESCRIPTION

- GND:** (2 pins) system circuit ground. 0 Volt line from power supply.
- +12V:** Positive 12-Volt line from power supply.
- +5V:** Positive 5-Volt line from power supply.
- 5V:** Negative 5-Volt line from power supply.
- 12V:** Negative 5-Volt line from power supply.

**Figure 4 PERIPHERAL CONNECTORS
(EIGHT OF EACH)**





Figure 5 POWER CONNECTOR



SPEAKER CONNECTOR


This is a MOLEX KK 100 series connector with two .25" square pins on .10" centers. See location and pin out in Figures 1 and 6.

SIGNAL DESCRIPTION FOR SPEAKER

+5V: System +5 Volts

SPKR: Output line to speaker. Will deliver about .5 watt into 8 Ohms.

Figure 6



VIDEO OUTPUT JACK

This standard RCA phono jack located at the back edge of the APPLE II P.C. board will supply NTSC compatible, EIA standard, positive composite video to an external video monitor.

A video level control near the connector allows the output level to be adjusted from 0 to 1 Volt (peak) into an external 75 OHM load.

Additional tint (hue) range is provided by an adjustable trimmer capacitor.

See locations illustrated in Figure 1.


AUXILIARY VIDEO OUTPUT CONNECTOR

This is a NOLEX KK 100 series connector with four .25" square pins on .10" centers. It provides composite video and two power supply voltages. Video out on this connector is not adjustable by the on board 200 Ohm trim pot. See Figures 1 and 7.

SIGNAL DESCRIPTION

- GND: System circuit ground. 0 Volt line from power supply.
- VIDEO: NTSC compatible positive composite VIDEO. DC coupled emitter follower output (not short circuit protected). SYNC TIP is 0 Volts, black level is about .75 Volts, and white level is about 2.0 Volts into 470 Ohms. Output level is non-adjustable.
- +12V: +12 Volt line from power supply.
- 5V: -5 Volt line from power supply.

Figure 7 AUXILIARY VIDEO OUTPUT CONNECTOR



INSTALLING YOUR OWN RAM

THE POSSIBILITIES

The APPLE II computer is designed to use dynamic RAM chips organized as 4096 x 1 bit, or 16384 x 1 bit called "4K" and "16K" RAMs respectively. These must be used in sets of 8 to match the system data bus (which is 8 bits wide) and are organized into rows of 8. Thus, each row may contain either 4096 (4K) or 16384 (16K) locations of Random Access Memory depending upon whether 4K or 16K chips are used. If all three rows on the APPLE II board are filled with 4K RAM chips, then 12288 (12K) memory locations will be available for storing programs or data, and if all three rows contain 16K RAM chips then 49152 (commonly called 48K) locations of RAM memory will exist on board!

RESTRICTIONS

It is quite possible to have the three rows of RAM sockets filled with any combination of 4K RAMs, 16K RAMs or empty as long as certain rules are followed:


1. All sockets in a row must have the same type (4K or 16K) RAMs.
2. There MUST be RAM assigned to the zero block of addresses.

ASSIGNING RAM

The APPLE II has 48K addresses available for assignment of RAM memory. Since RAM can be installed in increments as small as 4K, a means of selecting which address range each row of memory chips will respond to has been provided by the inclusion of three MEMORY SELECT sockets on board.

Figure 8

MEMORY SELECT SOCKETS



LOCATIONS D1, E1, F1

MEMORY

TABLE OF CONTENTS

1. INTRODUCTION
2. INSTALLING YOUR OWN RAM
3. MEMORY SELECT SOCKETS
4. MEMORY MAP BY 4K BLOCKS
5. DETAILED MAP OF ASSIGNED ADDRESSES

INTRODUCTION

APPLE II is supplied completely tested with the specified amount of RAM memory and correct memory.select jumpers. There are five different sets of standard memory jumper blocks:

1. 4K 4K 4K BASIC
2. 4K 4K 4K HIRES
3. 16K 4K 4K
4. 16K 16K 4K
5. 16K 16K 16K

A set of three each of one of the above is supplied with the board. Type 1 is supplied with 4K or 8K systems. Both type 1 and 2 are supplied with 12K systems. Type 1 is a contiguous memory range for maximum BASIC program size. Type 2 is non-contiguous and allows 8K dedicated to HIRES screen memory with approximately 2K of user BASIC space. Type 3 is supplied with 16K, 20K and 24K systems. Type 4 with 30K and 36K systems and type 5 with 48K systems.

Additional memory may easily be added just by plugging into sockets along with correct memory jumper blocks.

The 6502 microprocessor generates a 16 bit address, which allows 65536 (commonly called 65K) different memory locations to be specified. For convenience we represent each 16 bit (binary) address as a 4-digit hexadecimal number. Hexadecimal notation (hex) is explained in the Monitor section of this manual.

In the APPLE II, certain address ranges have been assigned to RAM memory, ROM memory, the I/O bus, and hardware functions. The memory and address maps give the details.

MEMORY SELECT SOCKETS

The location and pin out for memory select sockets are illustrated in Figures 1 and 8.

HOW TO USE

There are three MEMORY SELECT sockets, located at D1, E1 and F1 respectively. RAM memory is assigned to various address ranges by inserting jumper wires as described below. All three MEMORY SELECT sockets MUST be jumpered identically! The easiest way to do this is to use Apple supplied memory blocks.

Let us learn by example:

If you have plugged 16K RAMs into row "C" (the sockets located at C3-C10 on the board), and you want them to occupy the first 16K of addresses starting at 0000, jumper pin 14 to pin 10 on all three MEMORY SELECT sockets (thereby assigning row "C" to the 0000-3FFF range of memory).

If in addition you have inserted 4K RAMs into rows "D" and "E", and you want them each to occupy the first 4K addresses starting at 4000 and 5000 respectively, jumper pin 13 to pin 5 (thereby assigning row "D" to the 4000-4FFF range of memory), and jumper pin 12 to pin 6 (thereby assigning row "E" to the 5000-5FFF range of memory). Remember to jumper all three MEMORY SELECT sockets the same.

Now you have a large contiguous range of addresses filled with RAM memory. This is the 24K addresses from 0000-5FFF.

By following the above examples you should be able to assign each row of RAM to any address range allowed on the MEMORY SELECT sockets. Remember that to do this properly you must know three things:

1. Which rows have RAM installed?
2. Which address ranges do you want them to occupy?
3. Jumper all three MEMORY SELECT sockets the same!

If you are not sure think carefully, essentially all the necessary information is given above.

Memory Address Allocations in 4K Bytes

0000	text and color graphics display pages, 6502 stack, pointers, etc.	0000	
1000		0000	
2000	high res graphics display primary page	A000	
3000	" "	B000	
4000	high res. graphics display secondary page	C000	addresses dedicated to hardware functions
5000	" "	D000	ROM socket D0: spare
6000	" "	E000	ROM socket D8: spare
7000	" "	F000	ROM socket E0: BASIC
			ROM socket E8: BASIC
			ROM socket F0: BASIC utility
			ROM socket F8: monitor

Memory Map Pages 0 to BFF

HEX ADDRESS(ES)	USED BY	USED FOR	COMMENTS
PAGE ZERO 0000-001F	UTILITY	register area for "sweet 16" 16 bit firmware processor.	
0020-004D	MONITOR		
004E-004F	MONITOR	holds a 16 bit number that is randomized with each key entry.	
0050-0055	UTILITY	integer multiply and divide work space.	
0056-007F	BASIC		
0070- 007F	UTILITY	floating point work space.	
PAGE ONE 0100-01FF	6502	subroutine return stack.	
PAGE TWO 0200-02FF		character input buffer.	
PAGE THREE 0370	MONITOR	V (control V) will cause a JNA to this location.	
037B		HW's are vectored to this location.	
037E-037F		HW's are vectored to the address pointed to by these locations.	
0400-077F	DISPLAY	text and color graphics primary page.	
0800-087F	DISPLAY	text and color graphics secondary page	BASIC initializes I/O to location 0800.

I/O and ROM Address Detail

HEX ADDRESS	ASSIGNED FUNCTION	COMMENTS
C00X	Keyboard input.	Keyboard strobe appears in bit 7. ASCII data from keyboard appears in the 7 lower bits.
C01X	Clear keyboard strobe.	
C02X	Toggle cassette output.	
C03X	Toggle speaker output.	
C04X	"C040 STB"	Output strobe to Game I/O connector.
C050	Set graphics mode	
C051	" text "	
C052	Set bottom 4 lines graphics	
C053	" " " " text	
C054	Display primary page	
C055	" secondary page	
C056	Set high res. graphics	
C057	" color "	
C058	Clear "AN0"	Annunciator 0 output to Game I/O connector.
C059	Set "	
C05A	Clear "AN1"	Annunciator 1 output to Game I/O connector.
C05B	Set "	
C05C	Clear "AN2"	Annunciator 2 output to Game I/O connector.
C05D	Set "	
C05E	Clear "AN3"	Annunciator 3 output to Game I/O connector.
C05F	Set "	

HEX ADDRESS	ASSIGNED FUNCTION	COMMENTS
C060/8	Cassette input	State of "Cassette Data In" appears in bit 7.
C061/9	"SW1"	input on State of Switch 1 \wedge Game I/O connector appears in bit 7.
C062/A	"SW2"	State of Switch 2 input on Game I/O connector appears in bit 7.
C063/B	"SW3"	State of Switch 3 input on Game I/O connector appears in bit 7.
C064/C	Paddle 0 timer output	State of timer output for Paddle 0 appears in bit 7.
C065/D	" 1 " "	State of timer output for Paddle 1 appears in bit 7.
C066/E	" 2 " "	State of timer output for Paddle 2 appears in bit 7.
C067/F	" 3 " "	State of timer output for Paddle 3 appears in bit 7.
C07X	<u>"PDL STB"</u>	Triggers paddle timers during ϕ_2 .
C08X	<u>DEVICE SELECT</u> 0	Pin 41 on the selected Peripheral Connector goes low during ϕ_2 .
C09X	" 1	
C0AX	" 2	
C0BX	" 3	
C0CX	" 4	
C0DX	" 5	
C0EX	" 6	
C0FX	" 7	
C10X	" 8	Expansion connectors.
C11X	" 9	"
C12X	" A	"

HEX ADDRESS	ASSIGNED FUNCTION	COMMENTS
C13X	DEVICE SELECT B	"
C14X	" C	"
C15X	" D	"
C16X	" E	"
C17X	" F	"
C1XX	<u>I/O SELECT</u> 1	Pin 1 on the selected Peripheral Connector goes low during ϕ_2 . NOTES: 1. Peripheral Connector 0 does not get this signal. 2. <u>I/O SELECT</u> 1 uses the same addresses as <u>DEVICE SELECT</u> 8-F.
C2XX	" 2	
C3XX	" 3	
C4XX	" 4	
C5XX	" 5	
C6XX	" 6	
C7XX	" 7	
C8XX	" 8, <u>I/O STROBE</u>	
C9XX	" 9, "	
CAXX	" A, "	
CBXX	" B, "	
CCXX	" C, "	
CDXX	" D, "	
CEXX	" E, "	
CFXX	" F, "	
D000-D7FF	ROM socket D0	Spare.
D800-DFFF	" " D8	Spare.
E000-E7FF	" " E0	BASIC.
E800-EFFF	" " E8	BASIC.
F000-F7FF	" " F0	1K of BASIC, 1K of utility.
F800-FFFF	" " F8	Monitor.

SYSTEM TIMING


SIGNAL DESCRIPTIONS

- 14M:** Master oscillator output, 14.318 MHz +/- 35 ppm. All other timing signals are derived from this one.
- 7M:** Intermediate timing signal, 7.159 MHz.
- COLOR REF:** Color reference frequency used by video circuitry, 3.590 MHz.
- ϕ_0 :** Phase 0 clock to microprocessor, 1.023 MHz nominal.
- ϕ_1 :** Microprocessor phase 1 clock, complement of ϕ_0 , 1.023 MHz nominal.
- ϕ_2 :** Same as ϕ_0 . Included here because the 6502 hardware and programming manuals use the designation ϕ_2 instead of ϕ_0 .
- Q3:** A general purpose timing signal which occurs at the same rate as the microprocessor clocks but is nonsymmetrical.

MICROPROCESSOR OPERATIONS

- ADDRESS:** The address from the microprocessor changes during ϕ_1 , and is stable about 300nS after the start of ϕ_1 .
- DATA WRITE:** During a write cycle, data from the microprocessor appears on the data bus during ϕ_2 , and is stable about 300nS after the start of ϕ_2 .
- DATA READ:** During a read cycle, the microprocessor will expect data to appear on the data bus no less than 100nS prior to the end of ϕ_2 .

SYSTEM TIMING DIAGRAM






FIGURE S-1 APPLE II SYSTEM DIAGRAM




FIGURE S-2 MPU AND SYSTEM BUS




FIGURE S-5 ROM MEMORY




FIGURE S-6 4K/16K RAM SELECT




FIGURE S-7 RAM ADDRESS MUX

FROM 4K/16K SELECT
FIG. S-6




FIGURE S-8 4K TO 48K RAM MEMORY WITH DATA LATCH

I/O CONNECTOR DETAIL

TOP VIEW





FIGURE S-9 PERIPHERAL I/O CONNECTOR PINOUT AND CONTROL LOGIC




FIGURE S-11 VIDEO GENERATOR




FIGURE S-4 SYNC COUNTER